



IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE

287b
RECEIVED
DEC 11 2002
TECHNICAL CENTER 2800

PATENT APPLICATION

INVENTORS:

Thomas J. Krutsick

CASE: 5

FIRST CLASS MAIL

These papers are being deposited
as FIRST CLASS MAIL with the
US POST OFFICE addressed to:
ASSISTANT COMMISSIONER
FOR PATENTS, WASHINGTON
D.C., 20231 by [Signature]
date December 2, 2002

#7/B
And
NIE
JmCmillan
12/17/02

TITLE: FIELD PLATED RESISTOR WITH ENHANCED
ROUTING AREA THEREOVER

SERIAL NO. 09/650,604

GROUP ART UNIT 2826

FILING DATE 04/18/00

EXAMINER AHMED N. SEFER

THE COMMISSIONER OF PATENTS AND TRADEMARKS
WASHINGTON, D.C. 20231

SIR:

In response to the Office action mailed 10/01/02 please amend the above
referenced application as follows:

In the claims:

Please amend claim 28 to read:

28. An integrated circuit having a field-plated resistor the field-plated
resistor comprising:

a resistor body formed in a semiconductor substrate, the
resistor body having first and second contact regions,

a first insulating layer on the resistor body, the first insulating
layer having a top surface and a bottom surface, with the bottom